Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable central memory buffered packet switch module for use in a PLD

Configurable central memory buffered packet switch module for use in a PLD

US Patent 7856026 · Granted Dec 21, 2010

Estimated economic value: $15,245,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Precise time management using local time base2024
Precise time management for peripheral device using local time base2023
Precise time management using local time base2023
High-speed peripheral component interconnect (PCIe) input-output devices with re2017
Integrated circuit with a high-speed debug access port2016
Modular direct memory access system2015
Method and apparatus for extending the capabilities of tools used for designing 2008
Optical fiber ring communication system2006
Optical fiber ring communication system2004
PCI bus switch architecture2004
Computer system architecture implementing split instruction and operand cache li1992
Monolithic semi-custom IC having standard LSI sections and coupling gate array s1989