Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel testing in a per-pin hardware architecture platform

Parallel testing in a per-pin hardware architecture platform

US Patent 7853425 · Granted Dec 14, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compressed sensing based object imaging system and imaging method therefor2022
Method, medium, and apparatus with scalable channel decoding2018
Method, medium, and system generating a stereo signal2017
Method, medium, and system decoding and encoding a multi-channel signal2017
Hot switch protection circuit2017
System, medium, and method of encoding/decoding multi-channel audio signals2017
Apparatus and method for processing multi-channel audio signal using space infor2017
Method, medium, and system synthesizing a stereo signal2016
Method, medium, and system decoding and encoding a multi-channel signal2016
Apparatus and method for processing multi-channel audio signal using space infor2016
System, medium, and method of encoding/decoding multi-channel audio signals2015
Method, medium, and system for generating a stereo signal2015