Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for and method of current leakage reduction in static random access memory arrays

Apparatus for and method of current leakage reduction in static random access memory arrays

US Patent 7852693 · Granted Dec 14, 2010

Estimated economic value: $5,212,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor chip timing adjustment enhancement2025
True complement dynamic circuit and method for combining binary data2024
Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2021
Layout of a memory cell of an integrated circuit2020
Memory interface latch with integrated write-through and fence functions2019
Memory interface latch with integrated write-through and fence functions2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
Memory interface latch with integrated write-through function2019
Memory interface latch with integrated write-through function2019
Implementing eFuse visual security of stored data using EDRAM2018
Enhancing performance of one or more slower partitions of an integrated circuit 2018