Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-chip package for reducing parasitic load of pin

Multi-chip package for reducing parasitic load of pin

US Patent 7847383 · Granted Dec 7, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inkjet printing device, method for aligning bipolar element, and method for manu2025
Control method of cooking apparatus2025
Cryogenic austenitic high-manganese steel having excellent corrosion resistance,2025
Vehicle frame structure2024
Display device2023
Display device2023
Display device and driving method thereof2023
Fabric having improved winding property and commodity including the same2021
Display apparatus having a light-emitting device on an over-coat layer, and meth2021
Control method of cooking apparatus2021
Access control apparatus2021
Oven2021