Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test circuit for performing multiple test modes

Test circuit for performing multiple test modes

US Patent 7840368 · Granted Nov 23, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device detecting an error in write data during a write operation, memory 2021
Memory system and operating method thereof2021
Memory system and operating method thereof2021
Memory device, memory system including the same and operation method of the memo2021
Memory device selectively correcting an error in data during a read operation, m2020
Semiconductor memory device2015
Semiconductor memory apparatus and test method using the same2014
Determining and using dynamic voltage scaling mode2012
Circuit for generating negative voltage and semiconductor memory apparatus using2011
Test circuit for performing multiple test modes2011
Apparatus for generating internal voltage in semiconductor integrated circuit2010
Apparatus and method of generating clock signal of semiconductor memory2010