Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System, method and apparatus for optimizing multiple wire pitches in integrated circuit design

System, method and apparatus for optimizing multiple wire pitches in integrated circuit design

US Patent 7836422 · Granted Nov 16, 2010

Estimated economic value: $29,294,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Displaying base plate and displaying device2025
Telecommunication box connector with protective outer shield2020
Routing nets over circuit blocks in a hierarchical circuit design2012
Routing nets over circuit blocks in a hierarchical circuit design2012
Repeater driven routing methodology2012
Efficient chip routing method and apparatus for integrated circuit blocks with m2012
Efficient chip routing method and apparatus for integrated circuit blocks with m2012
Methods, computer-readable media and computer-implemented tools for pre-route re2012
Via antenna fix in deep sub-micron circuit designs2011
Method for place and route of multicore chip2011
Method for place and route of multicore chip2011
Timing driven pin assignment2009