Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual loop architecture useful for a programmable clock source and clock multiplier applications

Dual loop architecture useful for a programmable clock source and clock multiplier applications

US Patent 7825708 · Granted Nov 2, 2010

Estimated economic value: $8,086,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for precharging driver circuitry for an analog-to-digital co2025
Operational amplifier for use in coulomb counter circuit2025
Driver circuitry and operation2025
Protection voltage generating circuit with monotonic and stable power supply vol2025
Compensation of environmental drift by tracking switched capacitor impedance ver2024
Calibration of anti-aliasing filter mismatch2024
Beyond-the-rails switched-capacitor floating front end with over-voltage protect2024
Driver circuitry and operation2024
Driver circuitry and operation2024
Spread spectrum clocking for sensor interface2024
Driver circuitry and operation2023
Driver circuitry and operation2023