Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical analog layout synthesis and optimization for integrated circuits

Hierarchical analog layout synthesis and optimization for integrated circuits

US Patent 7823116 · Granted Oct 26, 2010

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Constant-on-time pulse generator circuit for a DC-DC converter2020
System and method for power management2019
System and method for generating a ripple voltage for a ripple based constant-on2019
DC offset correction for inductor current ripple based, constant-on-time DC-DC c2018
Reduction of frequency variation for ripple based, constant-on-time DC-DC conver2018
Temperature-stable oscillator circuit having frequency-to-current feedback2012
Power MOSFET switching dead time control method and apparatus2001
Low voltage dropout circuit with compensating capacitance circuitry1996
Low voltage dropout circuit with compensating capacitance circuitry1996
Low distortion efficient large swing CMOS amplifier output1996
Duty cycle control circuit1995
Computer speech system1989