Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latency adjustment between integrated circuit chips

Latency adjustment between integrated circuit chips

US Patent 7823001 · Granted Oct 26, 2010

Estimated economic value: $2,772,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduce/broadcast computation-enabled switching elements in an emulation network2021
Communication scheme between programmable sub-cores in an emulation environment2013
Memory tracing in an emulation environment2012
Message-based low latency circuit emulation signal transfer2011
Emulation of circuits with in-circuit memory2007
Synchronized communication between integrated circuit chips2007
Synchronized communication between integrated circuit chips2007
Synchronized communication between integrated circuit chips2007
Device for testing dynamic characteristics of components using serial transmissi2002
System for series to parallel conversion of a low-amplitude and high frequency s2001
Exclusive-or logic gate with four two-by-two complementary inputs and two comple2000
Differential input stage for wideband reception with high rejection of common mo1999