Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock circuit for reducing long term jitter

Clock circuit for reducing long term jitter

US Patent 7816959 · Granted Oct 19, 2010

Estimated economic value: $2,105,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

House lighting device2018
Highly simplified switching regulator which allows very high switching frequenci2014
Methods of frequency versus temperature compensation of existing crystal oscilla2014
Method and apparatus for placing quartz SAW devices together with clock/oscillat2013
Method and apparatus for externally aided self adjusting real time clock2013
Method and apparatus for fail-safe start-up circuit for subthreshold current sou2012
Voltage reference and supply voltage level detector circuits using proportional 2011
High voltage switch utilizing low voltage MOS transistors with high voltage brea2011
Low power output driver2010
Low power output driver2010
Method and apparatus for self gate pumped NMOS high speed switch2010
Simple technique for reduction of gain in a voltage controlled oscillator2010