Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for increasing yield of devices having cache memories by inhibiting use of defective cache entries

Systems and methods for increasing yield of devices having cache memories by inhibiting use of defective cache entries

US Patent 7809890 · Granted Oct 5, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for determining optimal program parameters in non-volatile mem2025
Semiconductor device and semiconductor storage device2025
Soft error detection and correction for data storage devices2025
Bit error rate estimation and classification in NAND flash memory2024
Deep neural network implementation for concatenated codes2024
Nonvolatile memory2024
Efficient soft decoding of error correction code via extrinsic bit information2024
Dynamic interference compensation for soft decoding in non-volatile memory stora2024
Systems and methods of decoding error correction code of a memory device with dy2024
Generation of programming parameters for non-volatile memory device based on phy2024
Semiconductor device and semiconductor storage device2024
System and method for dynamic compensation for multiple interference sources in 2023