Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for monitoring negative bias in integrated circuits

System and method for monitoring negative bias in integrated circuits

US Patent 7808753 · Granted Oct 5, 2010

Estimated economic value: $10,571,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device with strap cells2022
Power management circuit in memory device2021
Memory device with strap cells2021
Memory device with strap cells2020
Memory device with strap cells2019
Memory device with strap cells2017
Memory devices with strap cells2017
MIM decoupling capacitors under a contact pad2014
Integrated system for a pressurized fluid generator and vortex separator2011
Turbine ventilator for generating electricity2010
Ultra low-voltage sub-bandgap voltage reference generator2010
Method for increasing retention time in DRAM2010