Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual channel memory architecture having a reduced interface pin requirements using a double data rate scheme for the address/control signals

Dual channel memory architecture having a reduced interface pin requirements using a double data rate scheme for the address/control signals

US Patent 7804735 · Granted Sep 28, 2010

Estimated economic value: $51,405,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charger2025
Vapor chamber and manufacturing method thereof, middle frame assembly and manufa2025
Charger2025
Display panel and display method thereof, and display apparatus2025
Method of fabricating perovskite periodic nanostructure including solid-liquid-s2022
Voice detection from sub-band time-domain signals2022
Merged data path for triangle and box intersection test in ray tracing2022
Hybrid active noise control system2021
Matrix multiplier with submatrix sequencing2021
Method and apparatus for a shared cache with dynamic partitioning2018
System and method for a shared cache with adaptive partitioning2017
Method of processing device discovery2017