Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Write leveling of memory units designed to receive access requests in a sequential chained topology

Write leveling of memory units designed to receive access requests in a sequential chained topology

US Patent 7796465 · Granted Sep 14, 2010

Estimated economic value: $6,938,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Physically distributed control plane firewalls with unified software view2025
Read synchronization delay at subordinate device for 1 wire protocol2025
Efficient device recovery2025
Selecting reference signal occasions for wakeup2024
Techniques for reducing a feedback time for communications over multiple wireles2023
Transmitting data between regions of varying safety integrity levels in a system2023
Selecting reference signal occasions for wakeup2022
Method of enhancing user experience by using system information in LTE EMBMS2017
Training, power-gating, and dynamic frequency changing of a memory controller2015
System and method for generating policy-based audio2014
Programmable delay circuit providing for a wide span of delays2013
Programmable delay circuit providing for a wide span of delays2013