Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semi-digital delay locked loop circuit and method

Semi-digital delay locked loop circuit and method

US Patent 7795937 · Granted Sep 14, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Input/output circuit2019
Eye pattern measurement apparatus, and clock and data recovery system and method2019
Processing method and electronic apparatus for digital signal2018
Analog equalizer2017
Reference voltage generation circuit2015
Method for implementing touch screen on display panel and associated apparatus2015
Apparatus and method for increasing pixel resolution of image using coherent sam2014
Apparatus and method of generating universal memory I/O2014
Dual phase-locked loop circuit and method for controlling the same2013
Dual phase-locked loop circuit and method for controlling the same2013
Flat panel display device, controller, and method for displaying images2013
Apparatus and method for increasing pixel resolution of image using coherent sam2013