Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Correlation-based background calibration of pipelined converters with reduced power penalty

Correlation-based background calibration of pipelined converters with reduced power penalty

US Patent 7786910 · Granted Aug 31, 2010

Estimated economic value: $10,299,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chip card with radio-frequency antennas2025
Timing calibration techniques for discrete-time circuits2025
Adaptive calibration of analog front end and receiver non-idealities2025
Image enhancement method for analysis of mammogram images2025
Chip card with radio-frequency antennas2025
Lane detection and distance estimation using single-view geometry2024
Metallic chipcard having a metal label thereon2024
Camera initialization for lane detection and distance estimation using single-vi2024
Distracted driving detection using a multi-task training process2024
Manufacture of a hybrid contactless chip card with SMDs and embedded NFC2024
Smart card with radio frequency antennas2024
Camera initialization for lane detection and distance estimation using single-vi2024