Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus of multiple abbreviations of interleaved addressing of paged memories

Method and apparatus of multiple abbreviations of interleaved addressing of paged memories

US Patent 7779198 · Granted Aug 17, 2010

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shunted interleave for accessing plural memory banks, particularly those having 2012
Intelligent memory banks for storing vectors2011
Result data forwarding in parallel vector data processor based on scalar operati2010
Electronic circuit card having transient-tolerant distribution planes2000
Electronic circuit card assembly having confined ground path return2000
Register device for transmission of data having two data ranks one of which rece1981