Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual path phase locked loop (PLL) with digitally programmable damping

Dual path phase locked loop (PLL) with digitally programmable damping

US Patent 7777577 · Granted Aug 17, 2010

Estimated economic value: $5,173,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduction in susceptibility of analog integrated circuits and sensors to radio f2024
High reaching pruning apparatus2021
Multi-state packages2020
Multi-state packages2020
Balanced on-die termination2013
Switch employing precharge circuits2013
Circuit and method to balance delays through true and complement phases of diffe2008
Frequency and phase correction in a phase-locked loop (PLL)2007
Digital programmable, spread spectrum clock generator2004
Mold apparatus and method2003
Securing tie2001
High temperature battery and electrolytes2001