Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing memory access latency for hypervisor- or supervisor-initiated memory access requests

Reducing memory access latency for hypervisor- or supervisor-initiated memory access requests

US Patent 7774563 · Granted Aug 10, 2010

Estimated economic value: $5,029,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gradually throttling memory due to dynamic thermal conditions2021
Virtual processor cache reuse2020
Counter-based victim selection in a cache memory2018
Counter-based victim selection in a cache memory2018
Multiple history based micro partition prefetch optimization2017
Polycrystalline diamond material with extremely fine microstructures2016
Performance of emerging applications in a virtualized environment using transien2016
Performance of emerging applications in a virtualized environment using transien2016
Mixed operating performance modes including a shared cache mode2014
Managing migration of a prefetch stream from one processor core to another proce2014
Managing migration of a prefetch stream from one processor core to another proce2014
Mixed operating performance modes including a shared cache mode2014