Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit that stores first and second defective memory cell addresses

Integrated circuit that stores first and second defective memory cell addresses

US Patent 7773438 · Granted Aug 10, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit including an ECC error counter2012
Integrated circuit that stores defective memory cell addresses2011
Integrated circuit with control circuit for performing retention test2011
Parallel read for front end compression mode2008
Dual frequency first-in-first-out structure2007
Flexible internal address counting method and apparatus2007
Memory having internal column counter for compression test mode2006