Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing power consumption of a co-processor by switching to low power dedicated memory in which image data is periodically updated

Method and apparatus for reducing power consumption of a co-processor by switching to low power dedicated memory in which image data is periodically updated

US Patent 7770040 · Granted Aug 3, 2010

Estimated economic value: $29,782,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compression of high dynamic ratio fields for machine learning2022
Compression of high dynamic ratio fields for machine learning2021
System and method for intelligent data/frame compression in a system on a chip2020
System and method for intelligent data/frame compression in a system on a chip2019
Bandwidth/resource management for multithreaded processors2018
Memory controller having plurality of channels that provides simultaneous access2018
System and method of sending data via a plurality of data lines on a bus2018
Memory device for providing data in a graphics system and method and apparatus t2017
Multispectral imaging system2017
White point calibration and gamut mapping for a display2017
White point calibration and gamut mapping for a display2017
Battery-powered device with reduced power consumption based on an application pr2017