Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for preventing noise disturbance in high speed, low power memory

Method and system for preventing noise disturbance in high speed, low power memory

US Patent 7768866 · Granted Aug 3, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programming multibit memory cells2017
Electronic device, non-volatile memorty device, and programming method2017
Method and apparatus for indicating bad memory areas2015
Word line driver circuit for selecting and deselecting word lines2015
NAND flash biasing operation2014
Method and apparatus for indicating bad memory areas2014
Multi-level cell programming speed improvement through program level exchange2013
Memory Device2012
Sense amplifier with a sensing transmission transistor and a reference transmiss2012
Sense amplifier and data sensing method thereof2012
Memory and method operating the memory2011
Multiple-stage charge pump with charge recycle circuit2011