Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Circuit configuration with serial test interface or serial test operating-mode procedure

US Patent 7761756 · Granted Jul 20, 2010

Assignee

Inventors

View full patent text on Google Patents →