{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Voltage booster by isolation and delayed sequential discharge", "item": "https://www.patentleaderboard.com/patent/7760558"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Voltage booster by isolation and delayed sequential discharge

Voltage booster by isolation and delayed sequential discharge

US Patent 7760558 · Granted Jul 20, 2010

Estimated economic value: $526,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for preventing voltage tampering of security control circuits2022
Memory read circuit with N type and P type pre-charge2019
Methods and apparatus for reducing power consumption in memory circuitry by cont2019
Memory element write-assist circuitry with dummy bit lines2019
Methods and apparatus for performing boosted bit line precharge2016
Interface circuitry for an integrated circuit system2014
Memory circuitry with dynamic power control2014
Flexible word line boosting across VCC supply2009
Regulation of boost-strap node ramp rate using capacitance to counter parasitic 2009