Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating three-dimensional control-gate architecture for single poly EPROM memory devices in planar CMOS technology

Method for fabricating three-dimensional control-gate architecture for single poly EPROM memory devices in planar CMOS technology

US Patent 7754564 · Granted Jul 13, 2010

Estimated economic value: $3,301,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing an optical switching system2025
Optical switching system2025
Ultraviolet C (UVC) detection2025
Semiconductor device for writing to a storage element2025
Overlay mark design for electron beam overlay2024
Overlay mark design for electron beam overlay2024
Method of forming a GaN sensor having a controlled and stable threshold voltage 2023
Overlay design for electron beam and scatterometry overlay measurements2023
Overlay mark design for electron beam overlay2023
Ultraviolet radiation sensor2023
High resolution radiation sensor based on single polysilicon floating gate array2023
Wavelength selective radiation sensor2023