Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for optimizing body bias connections in CMOS circuits using a deep n-well grid structure

Method and apparatus for optimizing body bias connections in CMOS circuits using a deep n-well grid structure

US Patent 7747974 · Granted Jun 29, 2010

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Body-bias voltage routing structures2020
Closed loop feedback control of integrated circuits2019
Power-on reset circuit2019
Body-bias voltage routing structures2018
Fractional bandgap circuit with low supply voltage and low current2018
Frequency specific closed loop feedback control of integrated circuits2017
Power-on reset circuit2016
Body-bias voltage routing structures2016
Closed loop feedback control of integrated circuits2016
Selective coupling of voltage feeds for body bias voltage in an integrated circu2016
System for on-chip temperature measurement in integrated circuits2015
Systems and methods for adjusting threshold voltage2015