{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and system for phase and byte alignment on a multiplexed high speed bus", "item": "https://www.patentleaderboard.com/patent/7742507"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for phase and byte alignment on a multiplexed high speed bus

Method and system for phase and byte alignment on a multiplexed high speed bus

US Patent 7742507 · Granted Jun 22, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiphase clock generator2025
Reducing non-linearities of a phase rotator2025
Digitally enhanced digital-to-analog converter resolution2025
Method and system for boosting the speed of a ring-based frequency divider2025
Low latency data handoff using phase rotation and clock gapping2025
Apparatus and method for wideband multi-phase clock generation2025
Method and apparatus for clock and data alignment that reduces power consumption2024
Successive approximation register based time-to-digital converter using a time d2024
Reducing non-linearities of a phase rotator2024
Apparatus and method for Sigma-Delta modulator quantization noise cancellation2024
Built-in jitter loading and state of polarization generation to characterize opt2023
Fractional frequency synthesis by sigma-delta modulating frequency of a referenc2023