Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Biasing circuit for EEPROM memories with shared latches

Biasing circuit for EEPROM memories with shared latches

US Patent 7742342 · Granted Jun 22, 2010

Estimated economic value: $8,087,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory device and corresponding method of operation2025
Non-volatile phase-change memory device including a distributed row decoder with2025
Method for in-memory convolutional computation and corresponding integrated circ2025
Comparator systems and methods2025
Electronic system, integrated circuit, and method for generating sequential sign2025
Low drop-out regulator circuit, corresponding device and method2025
Level shifter circuit, corresponding device and method2025
Method for accessing memory cells, corresponding circuit and data storage device2025
Integrated circuit including a physically unclonable function device and corresp2025
Method and apparatus for convolutional computation based on floating gate NVM ar2024
Driver circuit for phase-change memory cells and method of driving phase-change 2024
Digital-to-analog converter circuit2024