Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Resist trim process to define small openings in dielectric layers

Resist trim process to define small openings in dielectric layers

US Patent 7737021 · Granted Jun 15, 2010

Estimated economic value: $14,576,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicoated tunable optical devices2025
Tunable optical devices with extended-depth tunable dielectric cavities2024
Correlated electron material (CEM) devices with contact region sidewall insulati2021
Formation of correlated electron material (CEM) devices with restored sidewall r2020
Method for fabrication of a CEM device2020
Fabrication of correlated electron material (CEM) devices2020
Method for fabrication of a CEM device2020
Method for selectively sealing ultra low-k porous dielectric layer using flowabl2018
Dual damascene fill2017
Atomic layer deposition of HfAlC as a metal gate workfunction material in MOS de2017
Method for integrating germanides in high performance integrated circuits2017
Air gap spacer integration for improved fin device performance2016