Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mitigating silent data corruption in a buffered memory module architecture

Mitigating silent data corruption in a buffered memory module architecture

US Patent 7734980 · Granted Jun 8, 2010

Estimated economic value: $11,764,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for real time raman spectroscopy for cancer detection2025
Dynamic multilevel memory system2025
Sharing memory and I/O services between nodes2025
Selective fill for logical control over hardware multilevel memory2025
Distribution of error checking and correction (ECC) bits to allocate ECC bits fo2025
Adaptive internal error scrubbing and error handling2025
Nonlinearity cancellation circuit for active filters2025
Interconnect architecture with silicon interposer and EMIB2025
Universal retrofit of controlled locking access in a locker solution method and 2025
Two-level main memory hierarchy management2025
Uncorrectable memory error prediction2025
Message authentication Galois integrity and correction (MAGIC) for lightweight r2025