Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of forming strain-causing layer for MOS transistors and process for fabricating strained MOS transistors

US Patent 7727903 · Granted Jun 1, 2010

Estimated economic value: $1,587,000

Assignee

Inventors

View full patent text on Google Patents →