Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reduction of delayed reflection inter-symbol interference

Techniques for reduction of delayed reflection inter-symbol interference

US Patent 7724847 · Granted May 25, 2010

Estimated economic value: $11,401,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for link partner error reporting2021
Techniques for link partner error reporting2021
On-chip jitter tolerance testing2019
Method, apparatus, and system for measurement of noise statistics and bit error 2016
Home network architecture for delivering high-speed data services2015
Apparatus and method thereof for compensating for gain changes of N-PAM modulate2014
Transmitter control in communication systems2014
Jitter reduction of electrical signals from limiting optical modules2013
Transmitter control in communication systems2013
Systems and methods for enhancing performance of a low-power transceiver2012
Probing analog signals2012
Maintaining convergence of a receiver during changing conditions2012