Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output buffer controller for optimized memory utilization and prevention of packet under-run errors

Input/output buffer controller for optimized memory utilization and prevention of packet under-run errors

US Patent 7724756 · Granted May 25, 2010

Estimated economic value: $1,841,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ingress traffic flow control in a data communications system2016
Method for fixed and replaceable module architecture2014
Multi-purpose PDU container for delineating PDU datagrams and PDU datagram attri2012
Ingress traffic flow control in a data communications system2012
Method for communicating backpressure messages in a data communications system2011
Egress traffic management system for a data communications system2010
Distributed communication traffic control systems and methods2010
Configurable chassis guidance system and method2010
Communication traffic policing apparatus and methods2009
Method and system for incorporating non-redundant components in a redundant syst2009
High speed sequenced multi-channel bus2007
System and method of selecting sources for a network element having redundant so2007