Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of circuit optimization utilizing programmable sleep transistors

Method of circuit optimization utilizing programmable sleep transistors

US Patent 7716609 · Granted May 11, 2010

Estimated economic value: $14,331,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method to monitor and report condition of a consumable product2024
System and method to monitor and report condition of a consumable product2021
Integrated motion processing unit (MPU) with MEMS inertial sensing and embedded 2019
MEMS rotation sensor with integrated electronics2017
Electric field sensor, system, and method for programming electronic devices on 2017
Optical programming of electronic devices on a wafer2017
Integrated motion processing unit (MPU) with MEMS inertial sensing and embedded 2015
Vertically integrated 3-axis MEMS angular accelerometer with integrated electron2015
Wafer level structures and methods for fabricating and packaging MEMS2013
Integrated motion processing unit (MPU) with MEMS inertial sensing and embedded 2012
Vertically integrated 3-axis MEMS angular accelerometer with integrated electron2011
System and method for measuring the temperature of a device2010