Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, system, and computer program product for generating and verifying isolation logic modules in design of integrated circuits

Method, system, and computer program product for generating and verifying isolation logic modules in design of integrated circuits

US Patent 7712061 · Granted May 4, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for static verification of multi-voltage circuit design2010
Method of optimization of clock gating in integrated circuit designs2009
Method of optimization of clock gating in integrated circuit designs2009
Method, system and computer program product for generating and verifying isolati2008
Method, system and computer program product for generating and verifying isolati2008
Method, system and computer program product for generating and verifying isolati2008
Method, system, and computer program product for automatic insertion and correct2006
Method, system, and computer program product for automatic insertion and correct2006
Identification and implementation of clock gating in the design of integrated ci2006
Identification and implementation of clock gating in the design of integrated ci2006
Low power video decoder system with block-based motion compensation1999
Method of measuring activity in a digital circuit1998