Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell array biasing method and a semiconductor memory device

Memory cell array biasing method and a semiconductor memory device

US Patent 7710767 · Granted May 4, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IoT-based local monitoring workplace safety management system and workplace safe2025
Semiconductor devices and methods for performing programming operations2024
Neuromorphic circuit having 3D stacked structure and semiconductor device having2022
Integrated circuit device and high bandwidth memory device2020
Spin transfer torque magnetic random access memory for supporting operational mo2019
Spin transfer torque magnetic random access memory for supporting operational mo2019
Nonvolatile memory device with reduced coupling noise and driving method thereof2017
Nonvolatile memory device using variable resistive element2016
Semiconductor memory devices for alternately selecting bit lines2015
Semiconductor memory devices for alternately selecting bit lines2015
Semiconductor memory device having dummy bit line2015
Semiconductor memory device having resistive memory cells and method of testing 2015