Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked die network-on-chip for FPGA

Stacked die network-on-chip for FPGA

US Patent 7701252 · Granted Apr 20, 2010

Estimated economic value: $11,820,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for recommending demand-supply agent combination pairs for tra2023
Mask set for fabricating integrated circuits and method of fabricating integrate2016
Configurable hybrid adder circuitry2016
Self-tuning high speed transceiver for IC wireline channel2015
Memory circuit including memory devices, a freeze circuit and a test switch2015
Stacked die network-on-chip for FPGA2014
Stacked die network-on-chip for FPGA2014
Stacked die network-on-chip for FPGA2014
Distributing power with through-silicon-vias2014
Heterogeneous transceiver architecture for wide range programmability of program2014
Mask set for fabricating integrated circuits and method of fabricating integrate2014
High-speed data reception circuitry and methods2014