Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for designing semiconductor integrated device using noise current and impedance characteristics of input/output buffers between power supply lines

US Patent 7698670 · Granted Apr 13, 2010

Assignee

Inventors

View full patent text on Google Patents →