Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for linearizing a CMOS differential pair

System and method for linearizing a CMOS differential pair

US Patent 7696823 · Granted Apr 13, 2010

Estimated economic value: $3,983,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fully integrated tuner architecture2011
Fully integrated tuner architecture2010
Fully integrated tuner architecture2008
System and method for linearizing a CMOS differential pair2007
Fully integrated tuner architecture2006
System and method for linearizing a CMOS differential pair2006
Frequency tuning apparatus and method for continuous-time filters1999
Wireless receiver with offset compensation using flash-ADC1999
Optical transimpedance amplifier with high dynamic range1996
Amplifier arrangement for use as a line driver1992