Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing analytic placement techniques on logic devices with restrictive areas

Method and apparatus for performing analytic placement techniques on logic devices with restrictive areas

US Patent 7694256 · Granted Apr 6, 2010

Estimated economic value: $14,861,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for performing fast incremental physical design optimizatio2021
Methods for memory interface calibration2020
Method and apparatus for performing fast incremental physical design optimizatio2020
Methods for memory interface calibration2019
Apparatus for source-synchronous information transfer and associated methods2018
Method and apparatus for performing efficient incremental compilation2018
Integrated circuit device configuration methods adapted to account for retiming2018
Methods for memory interface calibration2018
Platform to build secure mobile collaborative applications using dynamic present2017
System and method for remote access, remote digital signature2017
Metastability-hardened synchronization circuit2017
Method and apparatus for performing timing analysis on calibrated paths2017