Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Caching technique for electrical simulation of VLSI interconnect

Caching technique for electrical simulation of VLSI interconnect

US Patent 7693700 · Granted Apr 6, 2010

Estimated economic value: $14,861,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Suction cup filtration fitting2023
Suction cup design for varying packages2023
Efficient logic blocks architectures for dense mapping of multipliers2023
Active suspension with structural actuator2022
Active suspension with structural actuator2019
Configuring programmable integrated circuit device resources as processors2019
High performance FPGA addition2019
Method and apparatus for performing symbolic timing analysis with spatial variat2019
Regional design-dependent voltage control and clocking2019
Omnibus logic element2019
Pipelined interconnect circuitry with double data rate interconnections2018
Regional design-dependent voltage control and clocking2018