Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for reducing pin count in an integrated circuit when interfacing to a memory

Method and system for reducing pin count in an integrated circuit when interfacing to a memory

US Patent 7689763 · Granted Mar 30, 2010

Estimated economic value: $5,160,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Battery cell thermal failure mitigation2025
Real time sense and control using embedded instruction timing2024
Wireless sensing for battery systems2021
Timing synchronization for wireless networks2018
Precision temperature measurement devices, sensors, and methods2017
Timing synchronization for wireless networks2015
Methods and system for erasing data stored in nonvolatile memory in low power ap2014
Timing synchronization for wireless networks2014
Processing system with dynamic alteration of a color look-up table1999
Transport stream decoder/demultiplexer for hierarchically organized audio-video 1999
Processing system with memory arbitrating between memory access requests in a se1999
Processing system with simultaneous utilization of multiple clock signals1998