Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data system simulated event and matrix debug of pipelined processor

Data system simulated event and matrix debug of pipelined processor

US Patent 7685467 · Granted Mar 23, 2010

Estimated economic value: $12,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High end imaging radar2024
Method for performing random read access to a block of data using parallel lut r2024
Method for performing random read access to a block of data using parallel LUT r2023
Dynamic frame padding in a video hardware engine2022
Methods, apparatus, articles of manufacture to perform accelerated matrix multip2022
Selecting keypoints in images using descriptor scores2022
Architecture to generate binary descriptor for image feature point2021
Feature detection, sorting, and tracking in images using a circular buffer2021
Accommodating depth noise in visual slam using map-point consensus2021
Method for performing random read access to a block of data using parallel LUT r2021
Dynamic frame padding in a video hardware engine2020
Accelerator for matrix decomposition2020