Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › AFSM circuit and method for low jitter PLL CMOS programmable divider

AFSM circuit and method for low jitter PLL CMOS programmable divider

US Patent 7683679 · Granted Mar 23, 2010

Estimated economic value: $12,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Protocol auto-detection2024
Apparatus and method of over-current limit for multi-channel digital-to-analog c2024
Hart-enabled device with reduced communication lines and break extension protoco2023
HART FSK digital demodulator2021
Method for computer-aided installation control optimization using a simulation m2019
Method for the computerized control and/or regulation of a technical system2018
Smartphone-based asset management system2017
Distributed transcoding of video frames for transmission in a communication netw2017
Method for computer-aided closed-loop and/or open-loop control of a technical sy2015
Heterogeneous network access on devices with one or more network interfaces2014
Enhanced video streaming to mobile clients2014
Method for routing-assisted traffic monitoring2014