Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits with jitter-reducing balancing logic

Integrated circuits with jitter-reducing balancing logic

US Patent 7683659 · Granted Mar 23, 2010

Estimated economic value: $6,021,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single-seed shellfish floating aquaculture system2024
FP16-S7E8 mixed precision for deep learning and other algorithms2021
Apparatus, system and method for capturing and compositing an image using a ligh2017
Prediction of dynamic current waveform and spectrum in a semiconductor device2015
Prediction of dynamic current waveform and spectrum in a semiconductor device2015
Method and apparatus for minimizing skew between signals2014
Prediction of dynamic current waveform and spectrum in a semiconductor device2012
Prediction of dynamic current waveform and spectrum in a semiconductor device2012
Method and system for analyzing input/output simultaneous switching noise2011
Prediction of dynamic current waveform and spectrum in a semiconductor device2011
Prediction of dynamic current waveform and spectrum in a semiconductor device2011
Method and apparatus for minimizing skew between signals2011