Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory interface including generation of timing signals for memory operation

Memory interface including generation of timing signals for memory operation

US Patent 7680966 · Granted Mar 16, 2010

Estimated economic value: $4,537,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to implement multiple inference compute engines2021
Linear to physical address translation with support for page attributes2021
Flexible neural network accelerator and methods therefor2021
Hardware assisted media playback and capture synchronization2020
Speech and video dual mode gaussian mixture model scoring accelerator2020
Method and apparatus for assisting in tiling2019
Shared buffers for processing elements on a network device2018
Methods and apparatus to improve turbo performance for events handling2018
Posting interrupts to virtual processors2018
Interconnect to communicate information uni-directionally2017
Gaussian mixture model accelerator with direct memory access engines correspondi2017
Controlling power consumption by power management link2017