Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hybrid analog/digital phase-lock loop for low-jitter synchronization

Hybrid analog/digital phase-lock loop for low-jitter synchronization

US Patent 7680236 · Granted Mar 16, 2010

Estimated economic value: $6,127,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Online characterization of battery model parameters with augmented dynamic stimu2025
Systems and methods for precharging driver circuitry for an analog-to-digital co2025
Circuitry for performing a multiply-accumulate operation2025
Switching amplifier circuitry2025
Circuit board device and its circuit module2025
Driver circuitry2025
Multi-chip synchronization in sensor applications2025
Power conversion by a phase-controlled cascade of an inductor-based power supply2025
Pre-conditioning a node of a circuit2025
Driver circuitry and operation2025
Calibration of pulse width modulation amplifier system2025
Sensitivity equalization in multi-sensor inductive sensing applications2025