Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit design optimization of integrated circuit based clock gated memory elements

Circuit design optimization of integrated circuit based clock gated memory elements

US Patent 7676778 · Granted Mar 9, 2010

Estimated economic value: $6,686,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system of real-time super-resolution image processing2025
Validating inter-partition communication in microservice decomposition2025
Deploying a system-specific secret in a highly resilient computer system2024
Chained manifest for key management and attestation2024
Storage encryption for a trusted execution environment2023
Trusted workload execution2023
Building and deploying an application2023
Dynamic incident console interfaces2021
Dynamic multi monitor display and flexible tile display2021
In-context event orchestration of physical and cyber resources2021
Interactive event creation control console2020
Modifying circuits to prevent redundant switching2020