Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip circuit for combined and data compressed FIFO arbitration for a non-blocking switch

Chip circuit for combined and data compressed FIFO arbitration for a non-blocking switch

US Patent 7675930 · Granted Mar 9, 2010

Estimated economic value: $6,686,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimizing container executions with network-attached hardware components of a c2024
Configuration of hardware devices2022
Communication channel for reconfigurable devices2020
Electronic circuit card with connector edge having alternated TX and RX pins ass2018
Network controller-sideband interface port controller2018
Assembling response packets2018
Data packet processing2018
Sticky and transient markers for a packet parser2018
Sticky and transient markers for a packet parser2018
Network controller-sideband interface port controller2018
Distributed operating system functions for nodes in a rack2017
Liquid DIMM cooling device2016