Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device for estimating a timing correction loop error for a digital demodulator

Device for estimating a timing correction loop error for a digital demodulator

US Patent 7660377 · Granted Feb 9, 2010

Estimated economic value: $4,582,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for receiving two decorrelated signals transmitted on a single channel an2014
DVB-S2 Demodulator2014
Method and device for detecting a phase error of a signal2013
Demodulator for high bit rate transmission and corresponding demodulation method2013
Fast blind channel search2013
Method and device for decoding a signal2012
Estimating of the amplitude of a noisy binary signal2011
Receive circuit2011
Determination of carrier and symbol frequencies in a signal2011
Process for automatic correction of the spectral inversion in a demodulator and 2010
Turbocoder with facilitated synchronization2007
COFDM demodulator with FFT analysis window displacement compensation2007